Lorven Technologies logo

Staff ML Engineer

Lorven Technologies

On-siteSan Jose, CAleadPosted 9h ago

Job description

Role: Staff ML Engineer

Location: San Jose, CA, USA

Department: ML

AI-enhanced security processor company redefining the control and management of every digital system.

The company builds silicon-rooted security and management chips โ€” including the TCU (Trusted Control/Compute Unit) โ€” for AI data center infrastructure, combining platform security, BMC/firmware, and on-chip AI for real-time threat detection and dynamic power/thermal management.

About the role

We're looking for an ML engineer who works across the full stack from model to silicon โ€” comfortable optimizing training and inference performance on GPU/AI-accelerator infrastructure, building or tuning models, and adapting model and inference-engine design to the constraints of the underlying chip and its NPU. You'll move fluidly between algorithm work, systems-level software, and infrastructure work, closing the loop end-to-end rather than owning just one layer of the stack. This is a rare chance to work the full cycle of AI silicon, from model down to chip โ€” something most ML engineers at large companies never get access to.

What you'll do

โ— Optimize training and inference performance across GPU and AI-accelerator infrastructure, including MLOps pipelines

โ— Design, train, and evaluate ML models (deep learning, LLM, CV, or recommendation systems) and take them into production

โ— Harden and extend NPU cores (e.g. building on an open RVV/tensor core like CoralNPU) into production silicon

โ— Build or optimize inference engines and serving runtimes against real hardware constraints โ€” latency, memory, and power

โ— Work below the application layer where needed โ€” BMC firmware, embedded Linux, or RTOS (e.g. Zephyr) โ€” so AI features run reliably on real systems

โ— Build automated test/verification harnesses that close the loop for AI-assisted RTL/DV, hardware bring-up, or manufacturing test

โ— Apply ML to security โ€” AI-driven log/intrusion analysis, AI-assisted penetration testing, or firmware/hardware security work

โ— Collaborate closely with RTL/hardware, firmware, and QA teams to ship AI features end-to-end, from training through deployment and monitoring

Qualifications What we're looking for

โ— 5โ€“7+ years of hands-on AI/ML experience; Master's required, PhD preferred

โ— Hands-on experience with AI/ML infrastructure and performance โ€” GPU clusters, distributed training, inference-serving optimization, MLOps pipelines

โ— Model / algorithm development experience โ€” designing, training, and evaluating ML models

โ— Experience taking models into production โ€” feature engineering, data pipelines, deployment

โ— AI chip / hardware-aware ML experience โ€” optimizing inference engines for a specific chip, or adapting model architecture/quantization to chip constraints

โ— Deep, hands-on expertise in at least 2 of the following 5 specialty areas โ€” we don't expect all five:

โ€“ NPU / AI-accelerator โ€” hardening or extending an NPU core into production silicon, mapping models onto MAC/tensor-engine constraints, or NPU-aware RTL/DV work

โ€“ Systems / Sys-level software โ€” BMC firmware, embedded Linux, RTOS (e.g. Zephyr), or other low-level system software

โ€“ Inference engine / runtime โ€” built or materially optimized an inference engine or serving runtime against real hardware constraints

โ€“ Test / verification harness โ€” built an automated harness that closes a loop, e.g. an agent-driven RTL/DV test runner or a hardware bring-up / MFG test harness

โ€“ Cyber security โ€” AI-driven log/intrusion analysis, AI-assisted penetration testing, or firmware/hardware security